A multi-cycle path is one in which data launched from one flop is allowed (through architecture definition) to take more than one clock cycle to reach the destination flop.
In this video, we discuss the architectural aspects of multicycle paths and their timing aspects.
In this video, a practical example of multistage counter design is used to illustrate the concept of multicycle paths. I have explained multistage counter in the seaprate video:
• High frequency | Multistage Counters in Di...
It is proved that how the presence of a multi-cycle path in the design can benefit the strict timing requirements of the design.
In the next video, we will illustrate how to add multi-cycle paths knowingly in the design to meet the strict timing requirements of the design. For related stuff, you can go through the following link:
https://vlsiuniverse.blogspot.com/201...
if you liked videos on technical bytes channel, please do subscribe by clicking at the following link:
/ @technicalbytes
Playlist on lectures of Digital Design:-
• Step by Step method to use MUX to design a...
Thanks for showing your interest in Technical bytes.
#VLSI #DigitalDesign #MulticyclePath #TimingException #Constraints
En esta página del sitio puede ver el video en línea Multicycle paths Explained with example de Duración hora minuto segunda en buena calidad , que subió el usuario Technical Bytes 08 agosto 2019, comparta el enlace con amigos y conocidos, en youtube este video ya ha sido visto 21,950 veces y le gustó 294 a los espectadores. Disfruta viendo!